A system model for formal verification of TLM based transaction properties

Authors:
Alexander Pacholik;Wolfgang Fengler
Affiliations:
Ilmenau Technical University, Ilmenau, Germany;Ilmenau Technical University, Ilmenau, Germany
Venue:
SpringSim '07 Proceedings of the 2007 spring simulaiton multiconference - Volume 1
Year:
2007

Citing 6
Cited 0

A theory of timed automata

Theoretical Computer Science
Model checking

Model checking
Introduction to Formal Hardware Verification: Methods and Tools for Designing Correct Circuits and Systems

Introduction to Formal Hardware Verification: Methods and Tools for Designing Correct Circuits and Systems
Duration Calculus: A Formal Approach to Real-Time Systems (Monographs in Theoretical Computer Science. an Eatcs Seris)

Duration Calculus: A Formal Approach to Real-Time Systems (Monographs in Theoretical Computer Science. an Eatcs Seris)
System Analysis, Design, and Development: Concepts, Principles, and Practices (Wiley Series in Systems Engineering and Management)

System Analysis, Design, and Development: Concepts, Principles, and Practices (Wiley Series in Systems Engineering and Management)
Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems

Transaction-Level Modeling with Systemc: Tlm Concepts and Applications for Embedded Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Verifying functional models is state of the art in the electronic design automation (eda) industry. Improved methods enable the application in industry sized projects. These methods basically work on a detailed state model, properties must be expressible on states. On system level, behavior is expressed in terms of (timed) transactions between functional or architectural artifacts of the design. While recent model checking methods use some workarounds to map transaction models onto state models, we present an alternative approach with an extended system model to verify transaction properties.