PARASPICE: a parallel circuit simulator for shared-memory multiprocessors

Authors:
Gung-Chung Yang
Affiliations:
Center for Supercomputing Research and Development, University of Illinois, Urbana, IL
Venue:
DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Year:
1991

Citing 1
Cited 4

Sparse matrix test problems

ACM SIGNUM Newsletter

Waveform-relaxation-based circuit simulation on the Victor V256 parallel processor

IBM Journal of Research and Development
Implementation of sparta, a highly parallel circuit simulator by the preconditioned Jacobi method, on a distributed memory machine

ICS '95 Proceedings of the 9th international conference on Supercomputing
MAPS: multi-algorithm parallel circuit simulation

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Speeding up FPGA placement via partitioning and multithreading

International Journal of Reconfigurable Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a general approach to parallelizing direct method circuit simulation. The approach extracts parallel tasks at the algorithmic level for each compute-intensive module and therefore is suitable for a wide range of shared-memory multiprocessors. The implementation of the approach in SPICE2 resulted in a portable parallel direct circuit simulator, PARASPICE. The superior performance of PARASPICE is demonstrated on an 8-CE Alliant FX/80 using a number of benchmark circuits.