Architecture and programming of a VLIW style programmable video signal processor

Authors:
G. Essink;E. Aarts;R. van Dongen;P. van Gerwen;J. Korst;K. Vissers
Affiliations:
Philips Research, P.O. Box 80.000, 5600 JA Eindhoven, The Netherlands;Philips Research, P.O. Box 80.000, 5600 JA Eindhoven, The Netherlands;Philips Research, P.O. Box 80.000, 5600 JA Eindhoven, The Netherlands;Philips Research, P.O. Box 80.000, 5600 JA Eindhoven, The Netherlands;Philips Research, P.O. Box 80.000, 5600 JA Eindhoven, The Netherlands;Philips Research, P.O. Box 80.000, 5600 JA Eindhoven, The Netherlands
Venue:
MICRO 24 Proceedings of the 24th annual international symposium on Microarchitecture
Year:
1991

Static scheduling of synchronous data flow programs for digital signal processing

IEEE Transactions on Computers
Software pipelining: an effective scheduling technique for VLIW machines

PLDI '88 Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation
Periodic multiprocessor scheduling

PARLE '91 Proceedings on Parallel architectures and languages Europe : volume I: parallel architectures and algorithms: volume I: parallel architectures and algorithms

Hi-index	0.00