Run-Time Adaptable Architectures for Heterogeneous Behavior Embedded Systems

Authors:
Antonio Carlos Beck;Mateus B. Rutzig;Georgi Gaydadjiev;Luigi Carro
Affiliations:
Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil;Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil;Computer Engineering, Delft University of Technology, Delft, The Netherlands;Universidade Federal do Rio Grande do Sul, Porto Alegre, Brazil
Venue:
ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications
Year:
2008

Citing 11
Cited 2

Reconfigurable computing: a survey of systems and software

ACM Computing Surveys (CSUR)
PipeRench: A Reconfigurable Architecture and Compiler

Computer
Energy Advantages of Microprocessor Platforms with On-Chip Configurable Logic

IEEE Design & Test
The MOLEN rho-mu-Coded Processor

FPL '01 Proceedings of the 11th International Conference on Field-Programmable Logic and Applications
The Chimaera reconfigurable functional unit

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
Garp: a MIPS processor with a reconfigurable coprocessor

FCCM '97 Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines
Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture

Proceedings of the 30th annual international symposium on Computer architecture
Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization

Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Warp Processors

Proceedings of the 41st annual Design Automation Conference
Transparent reconfigurable acceleration for heterogeneous embedded applications

Proceedings of the conference on Design, automation and test in Europe

Towards a multiple-ISA embedded system

Journal of Systems Architecture: the EUROMICRO Journal
A transparent and energy aware reconfigurable multiprocessor platform for simultaneous ILP and TLP exploitation

Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

As embedded applications are getting more complex, they are also demanding highly diverse computational capabilities. The majority of all previously proposed reconfigurable architectures targets static data stream oriented applications, optimizing very specific computational kernels, corresponding to the typical embedded systems characteristics in the past. Modern embedded devices, however, impose totally new requirements. They are expected to support a wide variety of programs on a single platform. Besides getting more heterogeneous, these applications have very distinct behaviors. In this paper we explore this trend in more detail. First, we present a study about the behavioral difference of embedded applications based on the Mibench benchmark suite. Thereafter, we analyze the potential optimizations and constraints for two different run-time dynamic reconfigurable architectures with distinct programmability strategies: a fine-grain FPGA based accelerator and a coarse-grain array composed by ordinary functional units. Finally, we demonstrate that reconfigurable systems that are focused to single data stream behavior may not suffice anymore.