An FPGA Configuration Scheme for Bitstream Protection

Authors:
Masaki Nakanishi
Affiliations:
Graduate School of Information Science, Nara Institute of Science and Technology, Takayama, Ikoma, Japan 630-0101
Venue:
ARC '08 Proceedings of the 4th international workshop on Reconfigurable Computing: Architectures, Tools and Applications
Year:
2008

Citing 4
Cited 1

FPGA Viruses

FPL '99 Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications
Secure Configuration of Field Programmable Gate Arrays

FPL '01 Proceedings of the 11th International Conference on Field-Programmable Logic and Applications
Secure Configuration of a Field Programmable Gate Array

FCCM '01 Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Authentication of FPGA bitstreams: why and how

ARC'07 Proceedings of the 3rd international conference on Reconfigurable computing: architectures, tools and applications

Architectures of flexible symmetric key crypto engines—a survey: From hardware coprocessor to multi-crypto-processor system on chip

ACM Computing Surveys (CSUR)

Quantified Score

Hi-index	0.00

Visualization

Abstract

FPGAs are widely used recently, and security on configuration bitstreams is of concern to both users and suppliers of configuration bitstreams (e.g., intellectual property vendors). In order to protect configuration bitstreams against the threats such as FPGA viruses, piracy and reverse engineering, configuration bitstreams need to be encrypted and authenticated before loaded into FPGAs. In this paper, we propose a new FPGA configuration scheme that can authenticate and/or decrypt a bitstream. The proposed scheme has flexibility in choosing authentication and/or decryption algorithms and causes only a small area overhead since it utilizes programmable logic blocks to implement authentication and/or decryption circuits.