The Verification of the On-Chip COMA Cache Coherence Protocol

Authors:
Thuy Duong Vu;Li Zhang;Chris Jesshope
Affiliations:
Sectie Software Engineering,;Computer Systems Architecture Group, University of Amsterdam, The Netherlands;Computer Systems Architecture Group, University of Amsterdam, The Netherlands
Venue:
AMAST 2008 Proceedings of the 12th international conference on Algebraic Methodology and Software Technology
Year:
2008

Citing 10
Cited 1

Lazy release consistency for software distributed shared memory

ISCA '92 Proceedings of the 19th annual international symposium on Computer architecture
Evolving algebras 1993: Lipari guide

Specification and validation methods
An analysis of dag-consistent distributed shared-memory algorithms

Proceedings of the eighth annual ACM symposium on Parallel algorithms and architectures
Memory consistency and event ordering in scalable shared-memory multiprocessors

ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
Location Consistency-A New Memory Model and Cache Consistency Protocol

IEEE Transactions on Computers
Micro-Threading: A New Approach to Future RISC

ACAC '00 Proceedings of the 5th Australasian Computer Architecture Conference
Instruction Level Parallelism through Microthreading---A Scalable Approach to Chip Multiprocessors

The Computer Journal
Computer Architecture, Fourth Edition: A Quantitative Approach

Computer Architecture, Fourth Edition: A Quantitative Approach
How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs

IEEE Transactions on Computers
On-chip COMA cache-coherence protocol for microgrids of microthreaded cores

Euro-Par'07 Proceedings of the 2007 conference on Parallel processing

Apple-CORE: Harnessing general-purpose many-cores with hardware concurrency management

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper gives a correctness proof for the on-chip COMA cache coherence protocol that supports the Microgrid of microthreaded architecture, a multi-core architecture capable of integrating hundreds to hundreds of thousands of processors on single silicon chip. We use the Abstract State Machine (ASM) as a theoretical framework for the specification of the on-chip COMA cache coherence protocol. We show that the protocol obeys the Location Consistency model proposed by Gao and Sakar.