An area-efficient path memory structure for VLSI implementation of high speed Viterbi decoders

High Rate Soft Output Viterbi Decoder

EDTC '96 Proceedings of the 1996 European conference on Design and Test

Hybrid survivor path architectures for Viterbi decoders

ICASSP'93 Proceedings of the 1993 IEEE international conference on Acoustics, speech, and signal processing: plenary, special, audio, underwater acoustics, VLSI, neural networks - Volume I

A hardware spinal decoder

Proceedings of the eighth ACM/IEEE symposium on Architectures for networking and communications systems