A programmable carrier phase independent symbol timing recovery circuit for QPSK/OQPSK signals

Authors:
Paolo Zicari;Emanuele Sciagura;Stefania Perri;Pasquale Corsonello
Affiliations:
Department of Electronics, Computer Science and Systems, D.E.I.S. - University of Calabria, 42/C Via P.Bucci, I-87036 Arcavacata di Rende (CS), Italy;Department of Electronics, Computer Science and Systems, D.E.I.S. - University of Calabria, 42/C Via P.Bucci, I-87036 Arcavacata di Rende (CS), Italy;Department of Electronics, Computer Science and Systems, D.E.I.S. - University of Calabria, 42/C Via P.Bucci, I-87036 Arcavacata di Rende (CS), Italy;Department of Electronics, Computer Science and Systems, D.E.I.S. - University of Calabria, 42/C Via P.Bucci, I-87036 Arcavacata di Rende (CS), Italy
Venue:
Microprocessors & Microsystems
Year:
2008

Citing 8
Cited 3

Digital and analog communication systems (5th ed.)

Digital and analog communication systems (5th ed.)
An Aliasing-Free Receiver with Variable Sample Rate Digital Feedback M/T NDA Timing Synchronization

Wireless Personal Communications: An International Journal
Synchronization in Software Radios-Carrier and Timing Recovery Using FPGAs

FCCM '00 Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines
FPGA Implementation of Carrier Synchronization for QAM Receivers

Journal of VLSI Signal Processing Systems
Maximum Likelihood (ML) Symbol Timing Recovery (STR) Techniques for Reconfigurable PAM and QAM Modems

Wireless Personal Communications: An International Journal
An efficient and optimized FPGA Feedback M-PSK Symbol Timing Recovery Architecture based on the Gardner Timing Error Detector

DSD '07 Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools
A self-normalizing symbol synchronization lock detector for QPSK and BPSK

IEEE Transactions on Wireless Communications
The software radio concept

IEEE Communications Magazine

Rapidradio: a domain-specific productivity enhancing framework

International Journal of Reconfigurable Computing - Special issue on selected papers from ReconFig 2009 International conference on reconfigurable computing and FPGAs (ReconFig 2009)
On the Implementation of a Quasi-Generic Synchronization Architecture for Linear Digital Modulations

Journal of Signal Processing Systems
RapidRadio: Signal Classification and Radio Deployment Framework

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on CAPA'09, Special Section on WHS'09, and Special Section VCPSS' 09

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents an efficient and optimized carrier phase independent programmable Symbol Timing Recovery (STR) circuit. The novel structure is highly versatile. In fact, it can be configured at runtime to work in different conditions. All BPSK, QPSK and OQPSK modulations are supported thanks to runtime variable control coefficients. This approach also provides flexibility in performances and support for different sampling rates. The proposed circuit is presented in a Digital PLL loop structure and it is designed according to the Software Defined Radio (SDR) philosophy, which requires ever more flexible communication solutions able to support different protocols and standards. High performances are reached by the proposed hardware implementation, moreover, flexibility is guaranteed by the configurable architecture. When implemented with a Xilinx XC4VLX60 FPGA chip, the new circuit reaches the maximum running frequency of 108.7MHz, thus sustaining a symbol rate of 10MSps when 10 samples per symbol are employed.