Row/Column Replacement for the Control of Hard Defects in Semiconductor RAM's

Authors:
T Fuja;C Heegard
Affiliations:
-;-
Venue:
IEEE Transactions on Computers
Year:
1986

Citing 2
Cited 2

Information Theory: Coding Theorems for Discrete Memoryless Systems

Information Theory: Coding Theorems for Discrete Memoryless Systems
Yield model for productivity optimization of VLSI memory chips with redundancy and partially good product

IBM Journal of Research and Development

Linear Sum Codes for Random Access Memories

IEEE Transactions on Computers
A Clustered Failure Model for the Memory Array Reconfiguration Problem

IEEE Transactions on Computers

Quantified Score

Hi-index	14.99

Visualization

Abstract

We describe and analyze row/column replacement, the technique currently used to control hard cell defects in semiconductor RAM's during manufacture. This strategy is shown to be asymptotically ineffective; it is demonstrated that this ineffectiveness may become a limiting issue for very large memory arrays.