Datapath scheduling for two-level pipelining

Authors:
C. Y. Roger Chen;Michael Z. Moricz
Affiliations:
Department of Electrical and Computer Engineering, Syracuse University, Syracuse, NY;Department of Electrical and Computer Engineering, Syracuse University, Syracuse, NY
Venue:
DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Year:
1991

Citing 4
Cited 1

Multipipeline Networking for Compound Vector Processing

IEEE Transactions on Computers
A Decomposition Approach for Balancing Large-Scale Acyclic Data Flow Graphs

IEEE Transactions on Computers
Optimum and heuristic data path scheduling under resource constraints

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
Improving the throughput of a pipeline by insertion of delays

ISCA '76 Proceedings of the 3rd annual symposium on Computer architecture

Area-efficient arithmetic expression evaluation using deeply pipelined floating-point cores

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.01

Visualization

Abstract