Implementation of the NASA modular computer with LSI functional characters

Authors:
J. J. Pariser;H. E. Maurer
Affiliations:
Hughes Aircraft Company, Fullerton, California;NASA Electronics Research Center, Cambridge, Massachusetts
Venue:
AFIPS '69 (Fall) Proceedings of the November 18-20, 1969, fall joint computer conference
Year:
1969

Citing 5
Cited 1

A Survey of Microcellular Research

Journal of the ACM (JACM)
Horizons in Guidance Computer Component Technology

IEEE Transactions on Computers
The ILLIAC IV Computer

IEEE Transactions on Computers
Saturn V launch vehicle digital computer and data adapter

AFIPS '64 (Fall, part I) Proceedings of the October 27-29, 1964, fall joint computer conference, part I
System architecture for large-scale integration

AFIPS '67 (Fall) Proceedings of the November 14-16, 1967, fall joint computer conference

Characters: universal architecture for LSI

AFIPS '69 (Fall) Proceedings of the November 18-20, 1969, fall joint computer conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

The NASA Electronics Research Center (ERC) in Cambridge, Massachusetts, has undertaken a broad program to satisfy flight computer system requirements for future missions, including versatility and long term reliability. Specific attention to these requirements is necessary because flight qualified aerospace computers and even some still under development, have been designed for increased computational speed and arithmetic capability, but not for the long life reliability and application flexibility that will be required for future space missions. For example, the mean time between failure (MTBF) of available aerospace computers lies in the range of 2,000 to 5,000 hours, whereas long space missions will require an MTBF of 10 hours.