Program development by stepwise refinement
Communications of the ACM
APL: An Interactive Approach
An apl machine
The overlap design of the IBM system/360 model 92 central processing unit
AFIPS '64 (Fall, part II) Proceedings of the October 27-29, 1964, fall joint computer conference, part II: very high speed computer systems
A language-oriented computer design
AFIPS '70 (Fall) Proceedings of the November 17-19, 1970, fall joint computer conference
Evaluation of hardware-firmware-software trade-offs with mathematical modeling
AFIPS '71 (Spring) Proceedings of the May 18-20, 1971, spring joint computer conference
A firmware APL time-sharing system
AFIPS '71 (Spring) Proceedings of the May 18-20, 1971, spring joint computer conference
Unconventional superspeed computer systems
AFIPS '71 (Spring) Proceedings of the May 18-20, 1971, spring joint computer conference
SYMBOL: a major departure from classic software dominated von Neumann computing systems
AFIPS '71 (Spring) Proceedings of the May 18-20, 1971, spring joint computer conference
LSI: implications for future design and architecture
AFIPS '72 (Spring) Proceedings of the May 16-18, 1972, spring joint computer conference
The interpreter: a microprogrammable building block system
AFIPS '72 (Spring) Proceedings of the May 16-18, 1972, spring joint computer conference
Approaching the minicomputer on a silicon chip: progress and expectations for LSI circuits
AFIPS '72 (Spring) Proceedings of the May 16-18, 1972, spring joint computer conference
A methodology for parallel processing design tradeoffs
ISCA '73 Proceedings of the 1st annual symposium on Computer architecture
An Expression Model for Extraction and Evaluation of Parallelism in Control Structures
IEEE Transactions on Computers
Efficiency in generalized pipeline networks
AFIPS '74 Proceedings of the May 6-10, 1974, national computer conference and exposition
On a varistructured array of microprocessors
IEEE Transactions on Computers - Special issue on parallel processors and processing
| Hi-index | 0.00 |
The primitives used by the computer designer have blossomed from the single logical connectives of two decades ago, into chips containing thousands of circuits and bits. Yet the quantitative aspect of the achievement, imposing as it is, signifies less than the qualitative injection of machine intelligence down to the chip level. With the consequent freedom to distribute computing power, machine design enters a new era.