Analysing and improving clustering based sampling for microprocessor simulation

Authors:
Yue Luo;Ajay Joshi;Aashish Phansalkar;Lizy John;Joydeep Ghosh
Affiliations:
Department of Electrical and Computer Engineering, University of Texas at Austin, USA.;Department of Electrical and Computer Engineering, University of Texas at Austin, USA.;Department of Electrical and Computer Engineering, University of Texas at Austin, USA.;Department of Electrical and Computer Engineering, University of Texas at Austin, USA.;Department of Electrical and Computer Engineering, University of Texas at Austin, USA
Venue:
International Journal of High Performance Computing and Networking
Year:
2008

Citing 15
Cited 1

List scheduling with and without communication delays

Parallel Computing
An inter-reference gap model for temporal locality in program behavior

Proceedings of the 1995 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems
Choosing representative slices of program execution for microarchitecture simulations: a preliminary application to the data stream

Workload characterization of emerging computer applications
Automatically characterizing large scale program behavior

Proceedings of the 10th international conference on Architectural support for programming languages and operating systems
SPEC CPU2000: Measuring CPU Performance in the New Millennium

Computer
CLARANS: A Method for Clustering Objects for Spatial Data Mining

IEEE Transactions on Knowledge and Data Engineering
X-means: Extending K-means with Efficient Estimation of the Number of Clusters

ICML '00 Proceedings of the Seventeenth International Conference on Machine Learning
Efficient and Effective Clustering Methods for Spatial Data Mining

VLDB '94 Proceedings of the 20th International Conference on Very Large Data Bases
Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications

Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques
Predicting whole-program locality through reuse distance analysis

PLDI '03 Proceedings of the ACM SIGPLAN 2003 conference on Programming language design and implementation
SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling

Proceedings of the 30th annual international symposium on Computer architecture
Picking Statistically Valid and Early Simulation Points

Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques
SPEClite: using representative samples to reduce SPEC CPU2000 workload

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation

ISPASS '03 Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software
Structures for phase classification

ISPASS '04 Proceedings of the 2004 IEEE International Symposium on Performance Analysis of Systems and Software

Time space tradeoffs in GA based feature selection for workload characterization

IEA/AIE'10 Proceedings of the 23rd international conference on Industrial engineering and other applications of applied intelligent systems - Volume Part II

Quantified Score

Hi-index	0.00

Visualization

Abstract

We propose a set of statistical metrics for making a comprehensive, fair, and insightful evaluation of features, clustering algorithms, and distance measures in representative sampling techniques for microprocessor simulation. Our evaluation of different clustering algorithms using these metrics shows that CLARANS clustering algorithm produces better quality clusters in the feature space and more homogeneous phases for CPI compared to the popular k-means algorithm. We also propose a new micro-architecture independent data locality based feature, Reuse Distance Distribution (RDD), for finding phases in programs, and show that the RDD feature consistently results in more homogeneous phases than the Basic Block Vector (BBV) feature for many SPEC CPU2000 benchmark programs.