Locality-Based Online Trace Compression
IEEE Transactions on Computers
Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture
Applying Statistical Sampling for Fast and Efficient Simulation of Commercial Workloads
IEEE Transactions on Computers
ACM SIGMETRICS Performance Evaluation Review
Analysing and improving clustering based sampling for microprocessor simulation
International Journal of High Performance Computing and Networking
Scaling of the PARSEC benchmark inputs
Proceedings of the 19th international conference on Parallel architectures and compilation techniques
Hi-index | 0.01 |
An execution-driven microarchitecture-accurate microprocessor simulator requires a complex software program. The simulator must be highly detailed and accurate if it is used for microarchitecture design evaluation. The detail and accuracy comes at the high cost of enormous simulation time. A simulator that models a modern super-scalar processor is 10/sup 5/ to 10/sup 6/ times slower than the actual hardware being modeled. Running a benchmark in full microarchitecture mode (UA) can be execution time prohibitive. Hence, simulators are less effective than they could be due to slowness in the simulated result. This paper presents a methodology of selecting and executing representative samples that reduce the simulation time and maintains the accuracy of the simulated result. We illustrate our methodology using the Vortex benchmark from the SPEC CPU2000 suite (SPEC2K).