CMOS wireless transceiver design
CMOS wireless transceiver design
RF microelectronics
Continuous-time delta-sigma modulators for high-speed A/D conversion: theory, practice and fundamental performance limits
Continuous-time sigma-delta modulation for A/D conversion in radio receivers
Continuous-time sigma-delta modulation for A/D conversion in radio receivers
Data Converter for Multistandard Mobile Phones
Analog Integrated Circuits and Signal Processing
Analog Integrated Circuits and Signal Processing
Radio Design in Nanometer Technologies
Radio Design in Nanometer Technologies
Integration, the VLSI Journal
IEEE Wireless Communications
IEEE Spectrum
Sneak peek at cellphone future
IEEE Spectrum
A perspective on the evolution of mobile communications
IEEE Communications Magazine
Challenges in the migration to 4G mobile systems
IEEE Communications Magazine
Hop-by-hop toward future mobile broadband IP
IEEE Communications Magazine
Cooperative networks for the future wireless world
IEEE Communications Magazine
Software-defined radio receiver: dream to reality
IEEE Communications Magazine
The software radio architecture
IEEE Communications Magazine
Defining 4G technology from the users perspective
IEEE Network: The Magazine of Global Internetworking
| Hi-index | 0.00 |
The fourth-generation (4G) of cellular terminals will integrate the services provided by previous generations second-generation/third-generation (2G/3G) with other applications like global positioning system (GPS), digital video broadcasting (DVB) and wireless networks, covering metropolitan (IEEE 802.16), local (IEEE 802.11) and personal (IEEE 802.15) areas. This new generation of hand-held wireless devices, also named always-best-connected systems, will require low-power and low-cost multi-standard chips, capable of operating over different co-existing communication protocols, signal conditions, battery status, etc. Moreover, the efficient implementation of these chipsets will demand for reconfigurable radio frequency (RF) and mixed-signal circuits that can adapt to the large number of specifications with minimum power dissipation at the lowest cost. Nanometer CMOS processes are expected to be the base technologies to develop 4G systems, assuring mass production at low cost through increased integration levels and extensive use of digital signal processing. However, the integration in standard CMOS of increasingly complex analog/RF parts imposes a number of challenges and trade-offs that make their design critical. These challenges are addressed in this paper through a comprehensive revision of the state-of-the-art on transceiver architectures, building blocks and design trade-offs of reconfigurable and adaptive CMOS RF and mixed-signal circuits for emerging 4G systems.