Partial resolution in branch target buffers
Proceedings of the 28th annual international symposium on Microarchitecture
Partial Resolution in Branch Target Buffers
IEEE Transactions on Computers
Kin: a high performance asynchronous processor architecture
ICS '98 Proceedings of the 12th international conference on Supercomputing
SH-5: The 64-Bit SuperH Architecture
IEEE Micro
The Performance of Counter- and Correlation-Based Schemes for Branch Target Buffers
IEEE Transactions on Computers
Program transformations for light-weight CPU accounting and control in the Java virtual machine
Higher-Order and Symbolic Computation
| Hi-index | 0.01 |