SH-5: The 64-Bit SuperH Architecture

Authors:
Prasenjit Biswas;Atsushi Hasegawa;Srinivas Mandaville;Mark Debbage;Andy Sturges;Fumio Arakawa;Yasuhiko Saito;Kunio Uchiyama
Affiliations:
-;-;-;-;-;-;-;-
Venue:
IEEE Micro
Year:
2000

Citing 9
Cited 1

Branch strategy taxonomy and performance models

Branch strategy taxonomy and performance models
16-bit vs. 32-bit instructions for pipelined microprocessors

ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
Instruction-level parallel processing: history, overview, and perspective

The Journal of Supercomputing - Special issue on instruction-level parallelism
Computer architecture (2nd ed.): a quantitative approach

Computer architecture (2nd ed.): a quantitative approach
Accelerating Multimedia with Enhanced Microprocessors

IEEE Micro
SH3: High Code Density, Low Power

IEEE Micro
VIS Speeds New Media Processing

IEEE Micro
MMX Technology Extension to the Intel Architecture

IEEE Micro
SH4 RISC Multimedia Microprocessor

IEEE Micro

Scheduling of synchronous data flow models on scratchpad memory based embedded processors

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Embodying an emerging philosophy of embedded-core design, the latest SuperH microprocessor provides a platform for a wide range of multimedia applications. Its SIMD extensions provide the parallelism required for efficient execution of these applications.