SH4 RISC Multimedia Microprocessor

Authors:
Fumio Arakawa;Osamu Nishii;Kunio Uchiyama;Norio Nakagawa
Affiliations:
-;-;-;-
Venue:
IEEE Micro
Year:
1998

Citing 1
Cited 8

SH3: High Code Density, Low Power

IEEE Micro

Trends in Embedded-Microprocessor Design

Computer
Sega Dreamcast: Creating a Unified Entertainment World

IEEE Micro
SH-5: The 64-Bit SuperH Architecture

IEEE Micro
Fuzzy Memoization for Floating-Point Multimedia Applications

IEEE Transactions on Computers
SH-X: an embedded processor core for consumer appliances

MEDEA '04 Proceedings of the 2004 workshop on MEmory performance: DEaling with Applications , systems and architecture
Active storage revisited: the case for power and performance benefits for unstructured data processing applications

Proceedings of the 5th conference on Computing frontiers
SH-X: An embedded processor core for consumer appliances

Journal of Embedded Computing - Embeded Processors and Systems: Architectural Issues and Solutions for Emerging Applications
An architect's workbench for reconfigurable computing

SBCCI'99 Proceedings of the XIIth conference on Integrated circuits and systems design

Quantified Score

Hi-index	0.01

Visualization

Abstract

The SH4 is the latest SH series microprocessor. It achieives 360 MIPS and 1.4 GFLOPS at 200 MHz. Its architectural enhancement is based on two-way superscalar issue of instructions, separate instruction and data caches, and early stage branches. The main target applications of the SH4 are consumer multimedia systems, such as home video games and handheld PCs. The unique floating-point vector instructions are more effective than the conventional SIMD architecture for 3D graphics processing.