Decomposition of data flow graphs on multiprocessors

  • Authors:
  • W. C. Brantley, Jr.;G. W. Leive;D. P. Siewiorek

  • Affiliations:
  • Carnegie-Mellon University, Pittsburgh, Pennsylvania;Carnegie-Mellon University, Pittsburgh, Pennsylvania;Carnegie-Mellon University, Pittsburgh, Pennsylvania

  • Venue:
  • AFIPS '77 Proceedings of the June 13-16, 1977, national computer conference
  • Year:
  • 1977

Quantified Score

Hi-index 0.00

Visualization

Abstract

Methodologies are presented for decomposing algorithms on a classical multiprocessor. The class of algorithms considered are those that can be represented as data flow graphs without decision elements. Two passive sonar signal processing modes are used as detailed examples. Decompositions are performed by modeling data memory bandwidth and data memory interference as the primary constraints on execution speed. Algorithms with low interference between data flow graph nodes require only simple models of memory interference to be successfully decomposed. For high interference algorithms the memory interference can be (1) modeled using a linear model of interference, (2) modeled by a queuing network of exponential servers which is solved computationally, or (3) modeled exactly and then simulated. These three techniques give estimates of the aggregate effect of memory interference to be factors of 10.9, 2.11, and 1.82, respectively (the latter being the most accurate).