High-Performance Embedded Architecture and Compilation Roadmap

Authors:
Koen Bosschere;Wayne Luk;Xavier Martorell;Nacho Navarro;Mike O'Boyle;Dionisios Pnevmatikatos;Alex Ramirez;Pascal Sainrat;André Seznec;Per Stenström;Olivier Temam
Affiliations:
HiPEAC Network of Excellence, and Ghent University, Belgium;HiPEAC Network of Excellence, and Imperial College, UK;HiPEAC Network of Excellence, and UPC, Spain;HiPEAC Network of Excellence, and UPC, Spain;HiPEAC Network of Excellence, and University of Edinburgh, UK;HiPEAC Network of Excellence, and ICS FORTH, Greece;HiPEAC Network of Excellence, and UPC, Spain;HiPEAC Network of Excellence, and CNRS, France;HiPEAC Network of Excellence, and IRISA, France;HiPEAC Network of Excellence, and Chalmers, Sweden;HiPEAC Network of Excellence, and INRIA Futurs, France
Venue:
Transactions on High-Performance Embedded Architectures and Compilers I
Year:
2007

Citing 0
Cited 8

A Seamless Virtualization Approach for Transparent Dynamical Function Mapping Targeting Heterogeneous and Reconfigurable Systems

ARC '09 Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications
Finding an upper bound on the increase in execution time due to contention on the memory bus in COTS-based multicore systems

ACM SIGBED Review - Special Issue on the Work-in-Progress (WIP) Session at the 2009 IEEE Real-Time Systems Symposium (RTSS)
SpiceC: scalable parallelism via implicit copying and explicit commit

Proceedings of the 16th ACM symposium on Principles and practice of parallel programming
Speculatively vectorized bytecode

Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers
Run-time generation of partial FPGA configurations

Journal of Systems Architecture: the EUROMICRO Journal
A systematic design space exploration approach to customising multi-processor architectures: exemplified using graphics processors

Transactions on High-Performance Embedded Architectures and Compilers IV
Feedback-Based global instruction scheduling for GPGPU applications

ICCSA'12 Proceedings of the 12th international conference on Computational Science and Its Applications - Volume Part I
A hard real-time capable multi-core SMT processor

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

One of the key deliverables of the EU HiPEAC FP6 Network of Excellence is a roadmap on high-performance embedded architecture and compilation --- the HiPEAC Roadmap for short. This paper is the result of the roadmapping process that took place within the HiPEAC community and beyond. It concisely describes the key research challenges ahead of us and it will be used to steer the HiPEAC research efforts.The roadmap details several of the key challenges that need to be tackled in the coming decade, in order to achieve scalable performance in multi-core systems, and in order to make them a practical mainstream technology for high-performance embedded systems.The HiPEAC roadmap is organized around 10 central themes: (i) single core architecture, (ii) multi-core architecture, (iii) interconnection networks, (iv) programming models and tools, (v) compilation, (vi) run-time systems, (vii) benchmarking, (viii) simulation and system modeling, (ix) reconfigurable computing, and (x) real-time systems. Per theme, a list of challenges is identified. In total 55 key challenges are listed in this roadmap. The list of challenges can serve as a valuable source of reference for researchers active in the field, it can help companies building their own R&D roadmap, and --- although not intended as a tutorial document --- it can even serve as an introduction to scientists and professionals interested in learning about high-performance embedded architecture and compilation.