Analog calibration of channel mismatches in time-interleaved ADCs

Authors:
P. J. A. Harpe;J. A. Hegt;A. H. M. van Roermund
Affiliations:
Mixed-signal Microelectronics Group, Eindhoven University of Technology, Den Dolech 2, P.O. Box 513, 5600 MB Eindhoven, The Netherlands;Mixed-signal Microelectronics Group, Eindhoven University of Technology, Den Dolech 2, P.O. Box 513, 5600 MB Eindhoven, The Netherlands;Mixed-signal Microelectronics Group, Eindhoven University of Technology, Den Dolech 2, P.O. Box 513, 5600 MB Eindhoven, The Netherlands
Venue:
International Journal of Circuit Theory and Applications - ECCTD 2007
Year:
2009

Citing 0
Cited 2

Massively parallel systolic-array architectures for 2d IIR polyphase space–time plane-wave beam digital filters

International Journal of Circuit Theory and Applications
A new efficient SC integrator scheme for high-speed low-power applications

International Journal of Circuit Theory and Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a method for the on-chip measurement and correction of gain errors, offsets and time-skew errors in time-interleaved ADCs. With the proposed method, the errors can be measured and processed in the digital domain. Then, this information is used to optimize several digitally controlled analog parameters of the circuit, which minimize the effect of aforementioned mismatch errors. After optimization, the digital logic can be switched off completely in order to save power. Simulation results on a full-transistor implementation of the time-interleaved sampling structure show that the channel matching errors can be accurately compensated. Copyright © 2008 John Wiley & Sons, Ltd.