ADSL and DSL Technologies
Analysis and Design of Analog Integrated Circuits
Analysis and Design of Analog Integrated Circuits
Integration, the VLSI Journal
Filtered multitone modulation for very high-speed digital subscriber lines
IEEE Journal on Selected Areas in Communications
Linearity improvement of source degenerated transconductance amplifiers
Analog Integrated Circuits and Signal Processing
Sub 1-V highly-linear low-power class-AB bulk-driven tunable CMOS transconductor
Analog Integrated Circuits and Signal Processing
Hi-index | 0.00 |
This paper presents a new tunable CMOS differential transconductor with an SFDR ranging from 80 to 94dB. It is based on a core of two voltage buffers with local feedback loops to achieve low-output impedance. The two buffers drive an integrated polysilicon resistor, which is the actual transconductance element. The current generated at the resistor is delivered directly to the output using source coupled pairs. This avoids distortion generated by conventional architectures using current copying cells. The voltage buffers are based on the compact flipped voltage follower (FVF) cell. The proposed transconductor relies on the gain of local feedback loops instead of harmonic cancellation. This leads to a simpler design and less mismatch sensitivity. The proposed transconductor bandwidth is closer to that of the typical open-loop design than to one with global feedback, since the local feedback loop is much faster than a global one. It can be tuned down 20% of its maximum g"m which is enough to compensate for process variations. The proposed circuit was fabricated in a 0.5@mm CMOS technology and powered by a 5V single supply. It was measured with 2Vpp input signals up to 10MHz. The maximum g"m value is 660@mA/V. The transconductor consumes 30mW and occupies roughly a die area of 0.17mm^2. Experimental results are presented to validate the proposed circuit.