Translating AADL into BIP - Application to the Verification of Real-Time Systems

Authors:
M. Yassin Chkouri;Anne Robert;Marius Bozga;Joseph Sifakis
Affiliations:
Verimag, Centre Equation - 2, avenue de Vignate 38610 GIERES,;Verimag, Centre Equation - 2, avenue de Vignate 38610 GIERES,;Verimag, Centre Equation - 2, avenue de Vignate 38610 GIERES,;Verimag, Centre Equation - 2, avenue de Vignate 38610 GIERES,
Venue:
Models in Software Engineering
Year:
2009

Citing 5
Cited 6

Composition for component-based modeling

Science of Computer Programming - Formal methods for components and objects pragmatic aspects and applications
Modeling Heterogeneous Real-time Components in BIP

SEFM '06 Proceedings of the Fourth IEEE International Conference on Software Engineering and Formal Methods
Compositional Verification for Component-Based Systems and Application

ATVA '08 Proceedings of the 6th International Symposium on Automated Technology for Verification and Analysis
Incremental Component-Based Construction and Verification of a Robotic System

Proceedings of the 2008 conference on ECAI 2008: 18th European Conference on Artificial Intelligence
A methodology and supporting tools for the development of component-based embedded systems

Proceedings of the 13th Monterey conference on Composition of embedded systems: scientific and industrial issues

Model Based Architecting and Construction of Embedded Systems

Models in Software Engineering
Synchronous AADL and its formal analysis in real-time Maude

ICFEM'11 Proceedings of the 13th international conference on Formal methods and software engineering
Formal semantics and analysis of behavioral AADL models in real-time maude

FMOODS'10/FORTE'10 Proceedings of the 12th IFIP WG 6.1 international conference and 30th IFIP WG 6.1 international conference on Formal Techniques for Distributed Systems
Formal execution semantics for asynchronous constructs of AADL

Proceedings of the 5th International Workshop on Model Based Architecting and Construction of Embedded Systems
Toward polychronous analysis and validation for timed software architectures in AADL

Proceedings of the Conference on Design, Automation and Test in Europe
Exploring system architectures in AADL via Polychrony and SynDEx

Frontiers of Computer Science: Selected Publications from Chinese Universities

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper studies a general methodology and an associated tool for translating AADL (Architecture Analysis and Design Language) and annex behavior specification into the BIP (Behavior Interaction Priority) language. This allows simulation of systems specified in AADL and application to these systems of formal verification techniques developed for BIP, e.g. deadlock detection. We present a concise description of AADL and BIP followed by the presentation of the translation methodology illustrated by a Flight Computer example.