System-Level Performance Estimation for Application-Specific MPSoC Interconnect Synthesis

Authors:
Po-Kuan Huang;Matin Hashemi;Soheil Ghiasi
Affiliations:
Electrical and Computer Engineering, University of California, Davis, CA 95616, USA. pohuang@ucdavis.edu;Electrical and Computer Engineering, University of California, Davis, CA 95616, USA. hashemi@ucdavis.edu;Electrical and Computer Engineering, University of California, Davis, CA 95616, USA. ghiasi@ucdavis.edu
Venue:
SASP '08 Proceedings of the 2008 Symposium on Application Specific Processors
Year:
2008

Citing 0
Cited 3

Fidelity metrics for estimation models

Proceedings of the International Conference on Computer-Aided Design
A signature-based power model for MPSoC on FPGA

VLSI Design
FORMLESS: scalable utilization of embedded manycores in streaming applications

Proceedings of the 13th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, Tools and Theory for Embedded Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a framework for development of streaming applications as concurrent software modules running on multi-processors system-on-chips (MPSoC). We propose an iterative design space exploration mechanism to customize MPSoC architecture for given applications. Central to the exploration engine is our system-level performance estimation methodology, that both quickly and accurately determine quality of candidate architectures. We implemented a number of streaming applications on candidate architectures that were emulated on an FPGA. Hardware measurements show that our system-level performance estimation method incurs only 15% error in predicting application throughput. More importantly, it always correctly guides design space exploration by acheiving 100% fidelity in quality-ranking candidate architectures. Compared to behavioral simulation of compiled code, our system-level estimator runs more than 12 times faster, and requires 7 times less memory.