Design and implementation of an artificial neuromolecular chip and its applications to pattern classification problems

Authors:
Yo-Hsien Lin;Jong-Chen Chen;Chao-Yi Huang
Affiliations:
Department of Information Management, National Yunlin University of Science and Technology, 123 University Road, Section 3, Douliou, Yunlin 64002, Taiwan, ROC;Department of Information Management, National Yunlin University of Science and Technology, 123 University Road, Section 3, Douliou, Yunlin 64002, Taiwan, ROC;Department of Information Management, National Yunlin University of Science and Technology, 123 University Road, Section 3, Douliou, Yunlin 64002, Taiwan, ROC
Venue:
Neurocomputing
Year:
2009

Citing 23
Cited 0

A multilevel neuromolecular architecture that uses the extradimensional bypass principle to facilitate evolutionary learning

Proceedings of the NATO advanced research workshop and EGS topical workshop on Chaotic advection, tracer dynamics and turbulent dispersion
Evolutionary computation: toward a new philosophy of machine intelligence

Evolutionary computation: toward a new philosophy of machine intelligence
Following the path of evolvable hardware

Communications of the ACM
Evolvable hardware chips for industrial applications

Communications of the ACM
Experiments on evolving software models of analog circuits

Communications of the ACM
The GRD Chip: Genetic Reconfiguration of DSPs for Neural Network Processing

IEEE Transactions on Computers
A new species of hardware

IEEE Spectrum
Ultimate Computing: Biomolecular Consciouness and Nano Technology

Ultimate Computing: Biomolecular Consciouness and Nano Technology
Principles in the Evolutionary Design of Digital Circuits—Part I

Genetic Programming and Evolvable Machines
Development and Evolution of Hardware Behaviors

Papers from an international workshop on Towards Evolvable Hardware, The Evolutionary Engineering Approach
Morphogenesis for Evolvable Systems

Papers from an international workshop on Towards Evolvable Hardware, The Evolutionary Engineering Approach
Evolvable Systems in Hardware Design: Taxonomy, Survey and Applications

ICES '96 Proceedings of the First International Conference on Evolvable Systems: From Biology to Hardware
Reuse, Parameterized Reuse, and Hierarchical Reuse of Substructures in Evolving Electrical Circuits Using Genetic Programming

ICES '96 Proceedings of the First International Conference on Evolvable Systems: From Biology to Hardware
Two-Step Incremental Evolution of a Prosthetic Hand Controller Based on Digital Logic Gates

ICES '01 Proceedings of the 4th International Conference on Evolvable Systems: From Biology to Hardware
Evolvable Hardware and Its Applications to Pattern Recognition and Fault-Tolerant Systems

Papers from an international workshop on Towards Evolvable Hardware, The Evolutionary Engineering Approach
Evolving More Efficient Digital Circuits by Allowing Circuit Layout Evolution and Multi-Objective Fitness

EH '99 Proceedings of the 1st NASA/DOD workshop on Evolvable Hardware
On the Filtering Properties of Evolved Gate Arrays

EH '99 Proceedings of the 1st NASA/DOD workshop on Evolvable Hardware
Bidirectional Incremental Evolution in Extrinsic Evolvable Hardware

EH '00 Proceedings of the 2nd NASA/DoD workshop on Evolvable Hardware
Towards Development in Evolvable Hardware

EH '02 Proceedings of the 2002 NASA/DoD Conference on Evolvable Hardware (EH'02)
A phylogenetic, ontogenetic, and epigenetic view of bio-inspired hardware systems

IEEE Transactions on Evolutionary Computation
Real-world applications of analog and digital evolvable hardware

IEEE Transactions on Evolutionary Computation
Proceedings of the first NASD/DoD workshop on evolvable hardware [Book Reveiws]

IEEE Transactions on Evolutionary Computation
Parameter optimization of an on-chip voltage reference circuitusing evolutionary programming

IEEE Transactions on Evolutionary Computation

Quantified Score

Hi-index	0.01

Visualization

Abstract

This paper describes the design and implementation of an artificial neuromolecular model, a biologically motivated architecture, with digital circuit. The artificial neuromolecular circuit (to be referred to as the ANM chip) is an evolvable hardware architecture that combines intra- and inter-neuronal levels of processing. Evolutionary learning algorithm is employed to train the chip for specific tasks. In this paper we applied it to pattern classification problems. Experimental results showed that the ANM chip was capable of learning in an autonomous manner. It also achieved a satisfactory result in pattern differentiation and noise tolerance. An interesting finding was that the chip enjoyed the synergy that percolated through different combinations of evolutionary learning operators.