Design of combinational logic circuits through an evolutionary multiobjective optimization approach
Artificial Intelligence for Engineering Design, Analysis and Manufacturing
Genetic parallel programming: design and implementation
Evolutionary Computation
A comparison of bloat control methods for genetic programming
Evolutionary Computation
Proceedings of the 10th annual conference companion on Genetic and evolutionary computation
Evolutionary synthesis of low-sensitivity equalizers using adjacency matrix representation
Proceedings of the 10th annual conference on Genetic and evolutionary computation
ICAISC '08 Proceedings of the 9th international conference on Artificial Intelligence and Soft Computing
Review: Neuromolecularware and its application to pattern recognition
Expert Systems with Applications: An International Journal
Fast evolution of large digital circuits
WSEAS Transactions on Computers
Evolutionary Optimization of Number of Gates in PLA Circuits Implemented in VLSI Circuits
EvoWorkshops '09 Proceedings of the EvoWorkshops 2009 on Applications of Evolutionary Computing: EvoCOMNET, EvoENVIRONMENT, EvoFIN, EvoGAMES, EvoHOT, EvoIASP, EvoINTERACTION, EvoMUSART, EvoNUM, EvoSTOC, EvoTRANSLOG
Proceedings of the 11th Annual Conference Companion on Genetic and Evolutionary Computation Conference: Late Breaking Papers
A three-step decomposition method for the evolutionary design of sequential logic circuits
Genetic Programming and Evolvable Machines
A survey and taxonomy of performance improvement of canonical genetic programming
Knowledge and Information Systems
Gate-level optimization of polymorphic circuits using Cartesian genetic programming
CEC'09 Proceedings of the Eleventh conference on Congress on Evolutionary Computation
Assembling strategies in extrinsic evolvable hardware with bidirectional incremental evolution
EuroGP'03 Proceedings of the 6th European conference on Genetic programming
Toward self-adaptive embedded systems: multi-objective hardware evolution
ARCS'07 Proceedings of the 20th international conference on Architecture of computing systems
Use of particle swarm optimization to design combinational logic circuits
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
Using genetic programming and high level synthesis to design optimized datapath
ICES'03 Proceedings of the 5th international conference on Evolvable systems: from biology to hardware
Design of gate array circuits using evolutionary algorithms
ARCS'08 Proceedings of the 21st international conference on Architecture of computing systems
ICES'07 Proceedings of the 7th international conference on Evolvable systems: from biology to hardware
Proceedings of the 12th annual conference companion on Genetic and evolutionary computation
An efficient selection strategy for digital circuit evolution
ICES'10 Proceedings of the 9th international conference on Evolvable systems: from biology to hardware
GECCO 2011 tutorial: cartesian genetic programming
Proceedings of the 13th annual conference companion on Genetic and evolutionary computation
Genetic Programming and Evolvable Machines
GECCO 2012 tutorial: cartesian genetic programming
Proceedings of the 14th annual conference companion on Genetic and evolutionary computation
Designing digital circuits for FPGAs using parallel genetic algorithms (WIP)
Proceedings of the 2012 Symposium on Theory of Modeling and Simulation - DEVS Integrative M&S Symposium
On the Evolution of Hardware Circuits via Reconfigurable Architectures
ACM Transactions on Reconfigurable Technology and Systems (TRETS)
Optimization principles for arithmetic functions in hardware-software co-design
Proceedings of the Winter Simulation Conference
GECCO 2013 tutorial: cartesian genetic programming
Proceedings of the 15th annual conference companion on Genetic and evolutionary computation
Hi-index | 0.00 |
We use evolutionary search to design combinational logic circuits. The technique is based on evolving the functionality and connectivity of a rectangular array of logic cells whose dimension is defined by the circuit layout. The main idea of this approach is to improve quality of the circuits evolved by the genetic algorithm (GA) by reducing the number of active gates used. We accomplish this by combining two ideas: 1) using multi-objective fitness function; 2) evolving circuit layout. It will be shown that using these two approaches allows us to increase the quality of evolved circuits. The circuits are evolved in two phases. Initially the genome fitness in given by the percentage of output bits that are correct. Once 100% functional circuits have been evolved, the number of gates actually used in the circuit is taken into account in the fitness function. This allows us to evolve circuits with 100% functionality and minimise the number of active gates in circuit structure. The population is initialised with heterogeneous circuit layouts and the circuit layout is allowed to vary during the evolutionary process. Evolving the circuit layout together with the function is one of the distinctive features of proposed approach. The experimental results show that allowing the circuit layout to be flexible is useful when we want to evolve circuits with the smallest number of gates used. We find that it is better to use a fixed circuit layout when the objective is to achieve the highest number of 100% functional circuits. The two-fitness strategy is most effective when we allow a large number of generations