Split-Precharge Differential Noise-Immune Threshold Logic Gate (SPD-NTL)

Authors:
Suryanarayana Tatapudi;Valeriu Beiu
Affiliations:
School of Electrical Engineer and Computer Science, Washington State University, Washington, USA 99164-2752;School of Electrical Engineer and Computer Science, Washington State University, Washington, USA 99164-2752
Venue:
IWANN '03 Proceedings of the 7th International Work-Conference on Artificial and Natural Neural Networks: Part II: Artificial Neural Nets Problem Solving Methods
Year:
2009

Citing 4
Cited 1

Low power, low voltage conductance-mode CMOS analog neuron

MICRONEURO '96 Proceedings of the 5th International Conference on Microelectronics for Neural Networks and Fuzzy Systems
Current-Mode Threshold Logic Gates

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
Reduction of the hodgkin-huxley equations to a single-variable threshold model

Neural Computation
VLSI implementations of threshold logic-a comprehensive survey

IEEE Transactions on Neural Networks

Review: A survey of memory error correcting techniques for improved reliability

Journal of Network and Computer Applications

Quantified Score

Hi-index	0.00

Visualization

Abstract

After a short review of the state-of-the-art, a new low-power differential threshold logic gate is introduced: split-precharge differential noiseimmune threshold logic(SPD-NTL). It is based on combining the split-level precharge differential logic, with a technique for enhancing the noise immunity of threshold logic gates: noise suppression logic. Another idea included in the design of the SPD-NTL gates is the use of two threshold logic banks implementing fand f_bar, and working together with the noise suppression logicblocks for enhanced performances. Simulations in 0.25 ìm CMOS @ 2.5 V show the functionality of the gate up to 2 GHz. An advanced layout based on high matching centroid techniques is currently under development.