Energy-aware instruction-set customization for real-time embedded multiprocessor systems

Authors:
Seungrok Jung;Jungsoo Kim;Sangkwon Na;Chong-Min Kyung
Affiliations:
SOC Platform Development Team, System LSI Division, Device Solution Business, Samsung Electronics, Yongin, South Korea;Dept. of EECS, Korea Advanced Institute of Science and Technology, Daejeon, South Korea;Dept. of EECS, Korea Advanced Institute of Science and Technology, Daejeon, South Korea;Dept. of EECS, Korea Advanced Institute of Science and Technology, Daejeon, South Korea
Venue:
Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design
Year:
2009

Citing 8
Cited 0

Power optimization of real-time embedded systems on variable speed processors

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Energy-Aware Partitioning for Multiprocessor Real-Time Systems

IPDPS '03 Proceedings of the 17th International Symposium on Parallel and Distributed Processing
Optimal voltage allocation techniques for dynamically variable voltage processors

ACM Transactions on Embedded Computing Systems (TECS)
Implementing low-power configurable processors: practical options and tradeoffs

Proceedings of the 42nd annual Design Automation Conference
Satisfying real-time constraints with custom instructions

CODES+ISSS '05 Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Instruction-set customization for real-time embedded systems

Proceedings of the conference on Design, automation and test in Europe
A study of energy saving in customizable processors

SAMOS'07 Proceedings of the 7th international conference on Embedded computer systems: architectures, modeling, and simulation
Application-specific heterogeneous multiprocessor synthesis using extensible processors

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a method to customize instruction-set for configurable multiprocessors under a given silicon area budget so that total dynamic energy consumption is minimized when dynamic voltage and frequency scaling (DVFS) is employed. The proposed method is based on Mixed-Integer Linear Programming (MILP) to select the optimal processor configurations for real-time tasks from custom instruction candidates. We have evaluated the proposed method using real-life applications and commercial configurable processors. The results show that the optimally configured multiprocessors by our method has up to 23.2% reduction of dynamic energy consumption in comparison with the multiprocessors configured by a conventional approach.