Efficient parallel processing with spin-wave nanoarchitectures

Authors:
Mary M. Eshaghian-Wilner;Shiva Navab
Affiliations:
Arent Fox LLP and Electrical Engineering Dept., University of California, Los Angeles, USA;Broadcom Corporation, and Electrical Engineering Dept., University of California, Los Angeles, USA
Venue:
The Journal of Supercomputing
Year:
2009

Citing 12
Cited 0

Nanosystems: molecular machinery, manufacturing, and computation

Nanosystems: molecular machinery, manufacturing, and computation
Distributed, Deadlock-Free Routing in Faulty, Pipelined, Direct Interconnection Networks

IEEE Transactions on Computers
Fault-Tolerant Communication Algorithms in Toroidal Networks

IEEE Transactions on Parallel and Distributed Systems
On Wavelength Assignment in WDM Optical Networks

MPPOI '97 Proceedings of the 4th International Conference on Massively Parallel Processing Using Optical Interconnections
Reversible computation with quantum-dot cellular automata (QCA)

Proceedings of the 2nd conference on Computing frontiers
Toward Hardware-Redundant, Fault-Tolerant Logic for Nanoelectronics

IEEE Design & Test
A nano-scale reconfigurable mesh with spin waves

Proceedings of the 3rd conference on Computing frontiers
Error Tolerance of DNA Self-Assembly by Monomer Concentration Control

DFT '06 Proceedings of the 21st IEEE International Symposium on on Defect and Fault-Tolerance in VLSI Systems
Inherited Redundancy and Configurability Utilization for Repairing Nanowire Crossbars with Clustered Defects

DFT '06 Proceedings of the 21st IEEE International Symposium on on Defect and Fault-Tolerance in VLSI Systems
A Reconfiguration-based Defect Tolerance Method for Nanoscale Devices

DFT '06 Proceedings of the 21st IEEE International Symposium on on Defect and Fault-Tolerance in VLSI Systems
The spin-wave nanoscale reconfigurable mesh and the labeling problem

ACM Journal on Emerging Technologies in Computing Systems (JETC)
Bio-Inspired and Nanoscale Integrated Computing

Bio-Inspired and Nanoscale Integrated Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we study the algorithm design aspects of three newly developed spin-wave architectures. The architectures are capable of simultaneously transmitting multiple signals using different frequencies, and allow for concurrent read/write operations. Using such features, we show a number of parallel and fault-tolerant routing schemes and introduce a set of generic parallel processing techniques that can be used for design of fast algorithms on these spin-wave architectures. We also present a set of application examples to illustrate the operation of the proposed generic parallel techniques.