Communicating sequential processes
Communicating sequential processes
Communicating reactive processes
POPL '93 Proceedings of the 20th ACM SIGPLAN-SIGACT symposium on Principles of programming languages
ECL: a specification environment for system-level design
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Compilation techniques for parallel systems
Parallel Computing - Special Anniversary issue
REMIC: design of a reactive embedded microprocessor core
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Modeling Embedded Systems: From SystemC and Esterel to DFCharts
IEEE Design & Test
Esterel v7: from verified formal specification to efficient industrial designs
FASE'05 Proceedings of the 8th international conference, held as part of the joint European Conference on Theory and Practice of Software conference on Fundamental Approaches to Software Engineering
RJOP: a customized Java processor for reactive embedded systems
Proceedings of the 48th Design Automation Conference
GALS-HMP: A heterogeneous multiprocessor for embedded applications
ACM Transactions on Embedded Computing Systems (TECS) - Special section on ESTIMedia'12, LCTES'11, rigorous embedded systems design, and multiprocessor system-on-chip for cyber-physical systems
Hi-index | 0.00 |
This paper presents a novel execution architecture for Globally Asynchronous Locally Synchronous (GALS) systems, in our case particularly targeting system level programming language SystemJ. SystemJ extends Java with both synchronous and asynchronous concurrency and reactivity to control program execution. The proposed architecture is based on separating the control-driven and data-driven operations onto two types of processors, respectively control and data processors, and it is aimed at complex embedded applications designed as GALS. The control processor is introduced to execute efficiently the control constructs, which implement concurrency, reactivity, and control flow in SystemJ. The data processor executes the Java data-driven transformational operations and can be any traditional processor. Control and data processors form hybrid multiprocessors, called GALS multiprocessors, which can then be easily customized for specific application and are implemented as a system on programmable chip (SoPC). Benchmarks show significant improvement in code size and execution speed of the resulting architecture over traditional processors.