A real-time program trace compressor utilizing double move-to-front method

Authors:
Vladimir Uzelac;Aleksandar Milenkovic
Affiliations:
The University of Alabama in Huntsville;The University of Alabama in Huntsville
Venue:
Proceedings of the 46th Annual Design Automation Conference
Year:
2009

Citing 5
Cited 4

A locally adaptive data compression scheme

Communications of the ACM
SimpleScalar: An Infrastructure for Computer System Modeling

Computer
MiBench: A free, commercially representative embedded benchmark suite

WWC '01 Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop
Algorithms and Hardware Structures for Unobtrusive Real-Time Compression of Instruction and Data Address Traces

DCC '07 Proceedings of the 2007 Data Compression Conference
An embedded infrastructure of debug and trace interface for the DSP platform

Proceedings of the 45th annual Design Automation Conference

Real-time unobtrusive program execution trace compression using branch predictor events

CASES '10 Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems
Hardware-based data value and address trace filtering techniques

CASES '10 Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems
Real-time address trace compression for emulated and real system-on-chip processor core debugging

Proceedings of the 21st edition of the great lakes symposium on Great lakes symposium on VLSI
Hardware-Based Load Value Trace Filtering for On-the-Fly Debugging

ACM Transactions on Embedded Computing Systems (TECS) - Special Section on Probabilistic Embedded Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper introduces a new unobtrusive and cost-effective method for the capture and compression of program execution traces in real-time, which is based on a double move-to-front transformation. We explore its effectiveness and describe a cost-effective hardware implementation. The proposed trace compressor requires only 0.12 bits per instruction of trace port bandwidth, at the cost of 25K gates.