Parallel and Distributed Invariant Checking of Microcontroller Software

Authors:
Jörg Brauer;Bastian Schlich;Stefan Kowalewski
Affiliations:
Embedded Software Laboratory, RWTH Aachen University, Aachen, Germany;Embedded Software Laboratory, RWTH Aachen University, Aachen, Germany;Embedded Software Laboratory, RWTH Aachen University, Aachen, Germany
Venue:
Electronic Notes in Theoretical Computer Science (ENTCS)
Year:
2009

Citing 12
Cited 1

Model checking

Model checking
Distributed LTL model-checking in SPIN

SPIN '01 Proceedings of the 8th international SPIN workshop on Model checking of software
Parallel state space construction for model-checking

SPIN '01 Proceedings of the 8th international SPIN workshop on Model checking of software
Parallel Shared-Memory State-Space Exploration in Stochastic Modeling

IRREGULAR '97 Proceedings of the 4th International Symposium on Solving Irregularly Structured Problems in Parallel
Parallel State Space Exploration for GSPN Models

Proceedings of the 16th International Conference on Application and Theory of Petri Nets
Parallelizing the Murphi Verifier

CAV '97 Proceedings of the 9th International Conference on Computer Aided Verification
On the Efficient Sequential and Distributed Generation of Very Large Markov Chains from Stochastic Petri Nets

PNPM '99 Proceedings of the The 8th International Workshop on Petri Nets and Performance Models
Java Concurrency in Practice

Java Concurrency in Practice
Measuring and Evaluating Parallel State-Space Exploration Algorithms

Electronic Notes in Theoretical Computer Science (ENTCS)
Principles of Model Checking (Representation and Mind Series)

Principles of Model Checking (Representation and Mind Series)
Scalable multi-core LTL model-checking

Proceedings of the 14th international SPIN conference on Model checking software
Delayed nondeterminism in model checking embedded systems assembly code

HVC'07 Proceedings of the 3rd international Haifa verification conference on Hardware and software: verification and testing

Application of static analyses for state-space reduction to the microcontroller binary code

Science of Computer Programming

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents a methodology for automated modular verification of C programs against specifications written in separation logic. The distinguishing features of the approach are representation of the C memory model in separation logic by means of ...