Data Layout Transformation for Enhancing Data Locality on NUCA Chip Multiprocessors

Authors:
Qingda Lu;Christophe Alias;Uday Bondhugula;Thomas Henretty;Sriram Krishnamoorthy;J. Ramanujam;Atanas Rountev;P. Sadayappan;Yongjian Chen;Haibo Lin;Tin-fook Ngai
Affiliations:
-;-;-;-;-;-;-;-;-;-;-
Venue:
PACT '09 Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques
Year:
2009

Citing 0
Cited 13

Compiler-assisted data distribution for chip multiprocessors

Proceedings of the 19th international conference on Parallel architectures and compilation techniques
Data layout transformation exploiting memory-level parallelism in structured grid many-core applications

Proceedings of the 19th international conference on Parallel architectures and compilation techniques
Studying inter-core data reuse in multicores

Proceedings of the ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems
Studying inter-core data reuse in multicores

ACM SIGMETRICS Performance Evaluation Review - Performance evaluation review
Optimizing data locality using array tiling

Proceedings of the International Conference on Computer-Aided Design
A data layout optimization framework for NUCA-based multicores

Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture
Neighborhood-aware data locality optimization for NoC-based multicores

CGO '11 Proceedings of the 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization
Off-chip access localization for NoC-based multicores

Proceedings of the 21st international conference on Parallel architectures and compilation techniques
Improving last level cache locality by integrating loop and data transformations

Proceedings of the International Conference on Computer-Aided Design
Task scheduling on manycore processors with home caches

Euro-Par'12 Proceedings of the 18th international conference on Parallel processing workshops
Semantics-preserving data layout transformations for improved vectorisation

Proceedings of the 2nd ACM SIGPLAN workshop on Functional high-performance computing
Reshaping cache misses to improve row-buffer locality in multicore systems

PACT '13 Proceedings of the 22nd international conference on Parallel architectures and compilation techniques
C1C: A configurable, compiler-guided STT-RAM L1 cache

ACM Transactions on Architecture and Code Optimization (TACO)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Transactional memory is being advanced as an alternative to traditional lock-based synchronization for concurrent programming. Transactional memory simplifies the programming model and maximizes concurrency. At the same time, transactions can suffer ...