On Control Memory Minimization in Microprogrammed Digital Computers

Authors:
S. R. Das;D. K. Banerji;A. Chattopadhyay
Affiliations:
Department of Electrical Engineering, University of Ottawa, Ottawa, Ont., Canada./ Institute of Radiophysics and Electronics, University of Calcutta, Calcutta, India.;Department of Computer Science, University Of Ottawa, Ottawa, Ont., Canada.;Department of Electrical Engineering, University of Ottawa, Ottawa, Ont., Canada.
Venue:
IEEE Transactions on Computers
Year:
1973

Citing 0
Cited 9

Test Width Compression for Built-In Self Testing

ITC '97 Proceedings of the 1997 IEEE International Test Conference
The MPG System: A Machine-Independent Efficient Microprogram Generator

IEEE Transactions on Computers
On the Minimization of Wordwidth in the Control Memory of a Microprogrammed Digital Computer

IEEE Transactions on Computers
Microprogram Optimization: A Survey

IEEE Transactions on Computers
Toward Optimization of Horizontal Microprograms

IEEE Transactions on Computers
On the Minimization of the Control Store in Microprogrammed Computers

IEEE Transactions on Computers
Bit steering in the minimization of control memory in microprogrammed digital computers

IEEE Transactions on Computers
Control memory word width optimization using multiple-valued circuits

IEEE Transactions on Computers
A novel architecture for conversion of binary to single digit double base numbers

ACM SIGARCH Computer Architecture News

Quantified Score

Hi-index	15.00

Visualization

Abstract

The problem of minimizing the bit dimension of control memories in microprogrammed digital computers is considered in this paper. We start essentially with the same basic formulation as that of Grasselli and Montanari [2]. However, in order to minimize the computational requirements, we start directly with the set of maximum compatibility classes of microcommands whose number is usually small, and readily obtain near-minimal irredundant solutions. A minimal solution is then obtained from the irredundant solutions.