Transistor chaining and transistor reordering in the design of CMOS complex gates

Authors:
Bradley Sheldon Carlson
Affiliations:
Syracuse Univ., Syracuse, NY
Venue:
Transistor chaining and transistor reordering in the design of CMOS complex gates
Year:
1992

Citing 0
Cited 2

Width minimization of two-dimensional CMOS cells using integer programming

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
XPRESS: A Cell Layout Generator with Integrated Transistor Folding

EDTC '96 Proceedings of the 1996 European conference on Design and Test

Quantified Score

Hi-index	0.00

Visualization

Abstract