A 750-MHz 6-b adaptive floating-gate quantizer in 0.35-µm CMOS

Authors:
Yanyi Liu Wong;Marc H. Cohen;Pamela A. Abshire
Affiliations:
Nonvolatile Memory Group, Virage Logic Corporation, Seattle, WA and Department of Electrical and Computer Engineering, University of Maryland, College Park, MD;Institute for Systems Research, Clark School of Engineering, University of Maryland, College Park, MD and Prognosys, Inc., LLC, Alexandria, VA;Department of Electrical and Computer Engineering and the Institute for Systems Research, Clark School of Engineering, University of Maryland, College Park, MD
Venue:
IEEE Transactions on Circuits and Systems Part I: Regular Papers
Year:
2009

Citing 4
Cited 3

Elements of information theory

Elements of information theory
Differential Hot Electron Injection in an Adaptive Floating Gate Comparator

Analog Integrated Circuits and Signal Processing
Flash Memories for SoC: An Overview on System Constraints and Technology Issues, invited

IWSOC '05 Proceedings of the Fifth International Workshop on System-on-Chip for Real-Time Applications
Quantization

IEEE Transactions on Information Theory

A fully differential rail-to-rail CMOS capacitance sensor with floating-gate trimming for mismatch compensation

IEEE Transactions on Circuits and Systems Part I: Regular Papers - Special issue on ISCAS2008
Signal-dependent variable-resolution clockless A/D conversion with application to continuous-time digital signal processing

IEEE Transactions on Circuits and Systems Part I: Regular Papers - Special issue on ISCAS 2009
An asynchronous binary-search ADC architecture with a reduced comparator count

IEEE Transactions on Circuits and Systems Part I: Regular Papers

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents the novel design of a second-order continuous-time low-power and low-voltage ΣΔ modulator. The modulator illustrates a design philosophy based on taking advantage of the extended number of degrees of freedom of the floating-gate ...