A second-order antialiasing prefilter for a software-defined radio receiver

Authors:
Ahmad Mirzaei;Saeed Chehrazi;Rahim Bagheri;Asad A. Abidi
Affiliations:
Broadcom Corporation, Irvine, CA;Marvell Semiconductor, Santa Clara, CA and Department of Electrical Engineering, University of California at Los Angeles, Los Angeles, CA;WiLinx, Inc., Carlsbad, CA;Department of Electrical Engineering, University of California at Los Angeles, Los Angeles, CA
Venue:
IEEE Transactions on Circuits and Systems Part I: Regular Papers
Year:
2009

Citing 5
Cited 0

Signals & systems (2nd ed.)

Signals & systems (2nd ed.)
Clock programmable if circuits for cmos software defined radio receiver and precise quadrature oscillators

Clock programmable if circuits for cmos software defined radio receiver and precise quadrature oscillators
Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits
The software radio architecture

IEEE Communications Magazine
Analog-to-digital converter survey and analysis

IEEE Journal on Selected Areas in Communications

Quantified Score

Hi-index	0.01

Visualization

Abstract

A new architecture is presented for a sinc2(f) filter intended to sample channels of varying bandwidth when surrounded by blockers and adjacent bands. The sample rate is programmable from 5 to 40 MHz, and aliases are suppressed by 45 dB or more. The noise and linearity performance of the filter is analyzed, and the effects of various imperfections such as transconductor finite output impedance, interchannel gain mismatch, and residual offsets in the channels are studied. Furthermore, it is proved that the filter is robust to the clock jitter. The 0.13-µm CMOS circuit consumes 6 mA from a 1.2-V supply.