Optimization of driver preemphasis for on-chip interconnects

Authors:
Yun Bai;S. Simon Wong
Affiliations:
HyperTransport Group, Advanced Micro Devices, Sunnyvale, CA;Department of Electrical Engineering, Stanford University, Stanford, CA
Venue:
IEEE Transactions on Circuits and Systems Part I: Regular Papers
Year:
2009

Citing 3
Cited 1

Digital systems engineering

Digital systems engineering
On-Chip Interconnect Inductance - Friend or Foe (Invited)

ISQED '03 Proceedings of the 4th International Symposium on Quality Electronic Design
Energy consumption in RC tree circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Fast estimation of RL-loaded microelectronic interconnections delay for the signal integrity prediction

International Journal of Numerical Modelling: Electronic Networks, Devices and Fields

Quantified Score

Hi-index	0.00

Visualization

Abstract

In modern digital systems, on-chip interconnects have become the system bottleneck, limiting the performance of high-speed clock distributions and data communications in terms of speed and power dissipation. An inverse signaling analysis is developed to optimize the driving signal waveforms for lossy interconnects. By specifying the performance parameters, i.e., the signal swing and edge rate of the interconnect output signal, the corresponding input signals can be derived analytically. The result can be used to guide and optimize the design of interconnect preemphasis drivers. Numerical examples are shown for both lossy RC and RLC distributed lines. Analysis shows that optimized driving voltage and current can increase the interconnect bandwidth without voltage overshoot at the output. The significance of an interconnect inductance is also evaluated with this technique.