Pseudorandom verification and emulation of an MPEG-2 transport demultiplexor

  • Authors:
  • C. A. Reed;D. J. Thygesen

  • Affiliations:
  • IBM Microelectronics Division, Essex Junction, Vermont;IBM Microelectronics Division, Essex Junction, Vermont

  • Venue:
  • IBM Journal of Research and Development
  • Year:
  • 1999

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper describes two complementary approaches to performance verification for an MPEG-2 transport demultiplexor. The performance of such devices is difficult to verify during the design phase because of the many independent bus interfaces to which they may be connected and the numerous operating configurations that may be required. To address these problems, we have devised both a pseudorandom verification "environment," employing "controlled random" simulation, and a hardware-emulation platform based on field-programmable gate arrays (FPGAs). Actual hardware verification has shown the effectiveness of using these two methods together, and the overall approach can be applied to other design programs.