Analysis of unconventional evolved electronics
Communications of the ACM
An Evolved Circuit, Intrinsic in Silicon, Entwined with Physics
ICES '96 Proceedings of the First International Conference on Evolvable Systems: From Biology to Hardware
True Random Number Generator Embedded in Reconfigurable Hardware
CHES '02 Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems
An Experimental Study of Polylogarithmic, Fully Dynamic, Connectivity Algorithms
Journal of Experimental Algorithmics (JEA)
An embedded true random number generator for FPGAs
FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
TestU01: A C library for empirical testing of random number generators
ACM Transactions on Mathematical Software (TOMS)
Software Random Number Generation Based on Race Conditions
SYNASC '08 Proceedings of the 2008 10th International Symposium on Symbolic and Numeric Algorithms for Scientific Computing
SYNASC '08 Proceedings of the 2008 10th International Symposium on Symbolic and Numeric Algorithms for Scientific Computing
Proceedings of the 8th FPGAWorld Conference
| Hi-index | 0.00 |
This paper presents an original method for creating TRNGs in Xilinx FPGAs. The design is based on agglomerating active logic in a given region of the FPGA chip, either globally or locally. No timing constraints were used in this design. A series of experiments conducted on different architectural variants lead to the conclusion that mapping logic blocks around the dedicated carry chain lines creates intense crosstalk phenomena. The paper demonstrates the possibility of creating high quality TRNGs based on this entropy source. The resulting TRNG provides high quality random numbers (all major statistical test batteries are passed). Depending on the users' requirements, it is possible to connect many units of this generator in parallel on a single FPGA, thus increasing the bit generation throughput up to the Gbps level.