Efficient Don't Care Filling for Power Reduction during Testing

Authors:
Subhadip Kundu;Santanu Chattopadhyay
Affiliations:
-;-
Venue:
ARTCOM '09 Proceedings of the 2009 International Conference on Advances in Recent Technologies in Communication and Computing
Year:
2009

Citing 0
Cited 3

Suitability of various low-power testing techniques for IP core-based SoC: a survey

VLSI Design - Special issue on CAD for Gigascale SoC Design and Verification Solutions
Weighted transition based reordering, columnwise bit filling, and difference vector: a power-aware test data compression method

VLSI Design - Special issue on CAD for Gigascale SoC Design and Verification Solutions
A modified scheme for simultaneous reduction of test data volume and testing power

VDAT'12 Proceedings of the 16th international conference on Progress in VLSI Design and Test

Quantified Score

Hi-index	0.00

Visualization

Abstract

Power consumption during test mode is much higher than in normal mode of operation. This paper addresses issue of assigning suitable values to the unspecified bits (don’t care) in the test patterns so that both static and dynamic power consumption during testing is reduced. We have used a Genetic Algorithm based heuristic to fill the don’t cares. Our approach produces an average percentage improvement of 31.9, 37.0, and 37.7 in dynamic power and 3.0, 7.4, and 5.3 leakage power over 0-fill, 1-fill, and MT-fill algorithms for don’t care filling, considering the test patterns having unspecified bits in ISCAS’89 benchmark suite.