Approximate-Timed Transactional Level Modeling for MPSoC Exploration: A Network-on-Chip Case Study

Authors:
Alexandre Guerre;Nicolas Ventroux;Raphaël David;Alain Merigot
Affiliations:
-;-;-;-
Venue:
DSD '09 Proceedings of the 2009 12th Euromicro Conference on Digital System Design, Architectures, Methods and Tools
Year:
2009

Hierarchical Network-on-Chip for Embedded Many-Core Architectures

NOCS '10 Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip
SCMP architecture: an asymmetric multiprocessor system-on-chip for dynamic applications

Proceedings of the Second International Forum on Next-Generation Multicore/Manycore Technologies
A power-aware online scheduling algorithm for streaming applications in embedded MPSoC

PATMOS'10 Proceedings of the 20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulation
SESAM/Par4All: a tool for joint exploration of MPSoC architectures and dynamic dataflow code generation

Proceedings of the 2012 Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools

Hi-index	0.00