Reconfigurable MAC-Based Architecture for Parallel Hardware Implementation on FPGAs of Artificial Neural Networks Using Fractional Fixed Point Representation

Authors:
Rodrigo Martins Silva;Nadia Nedjah;Luiza Macedo Mourelle
Affiliations:
Department of Electronics Engineering and Telecommunication,;Department of Electronics Engineering and Telecommunication,;Department of System Engineering and Computation, Engineering Faculty, State University of Rio de Janeiro,
Venue:
ICANN '09 Proceedings of the 19th International Conference on Artificial Neural Networks: Part I
Year:
2009

Citing 4
Cited 1

Stochastic Neural Computation II: Soft Competitive Learning

IEEE Transactions on Computers
Fundamentals of Artificial Neural Networks

Fundamentals of Artificial Neural Networks
Reconfigurable hardware for neural networks: binary versus stochastic

Neural Computing and Applications
Dynamic MAC-based architecture of artificial neural networks suitable for hardware implementation on FPGAs

Neurocomputing

Compact yet efficient hardware implementation of artificial neural networks with customized topology

Expert Systems with Applications: An International Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper, we devise a hardware architecture for ANNs that takes advantage of the dedicated adder blocks, commonly called MACs, to compute both the weighted sum and the activation function. The proposed architecture requires a reduced silicon area considering the fact that the MACs come for free as these are FPGA's built-in cores. The implementation uses integer fixed point arithmetic and operates with fractions to represent real numbers. The hardware is fast because it is massively parallel. Besides, the proposed architecture can adjust itself on-the-fly to the user-defined configuration of the neural network, i.e., the number of layers and neurons per layer of the ANN can be settled with no extra hardware changes.