The Intel AES Instructions Set and the SHA-3 Candidates

Authors:
Ryad Benadjila;Olivier Billet;Shay Gueron;Matt J. Robshaw
Affiliations:
Orange Labs, Issy les Moulineaux, France;Orange Labs, Issy les Moulineaux, France;University of Haifa, Israel and Intel Corporation, Haifa, Israel;Orange Labs, Issy les Moulineaux, France
Venue:
ASIACRYPT '09 Proceedings of the 15th International Conference on the Theory and Application of Cryptology and Information Security: Advances in Cryptology
Year:
2009

Citing 3
Cited 6

The Design of Rijndael

The Design of Rijndael
Intel's New AES Instructions for Enhanced Performance and Security

Fast Software Encryption
Cache attacks and countermeasures: the case of AES

CT-RSA'06 Proceedings of the 2006 The Cryptographers' Track at the RSA conference on Topics in Cryptology

Side-channel analysis of six SHA-3 candidates

CHES'10 Proceedings of the 12th international conference on Cryptographic hardware and embedded systems
Performance analysis of the SHA-3 candidates on exotic multi-core architectures

CHES'10 Proceedings of the 12th international conference on Cryptographic hardware and embedded systems
Efficient hashing using the AES instruction set

CHES'11 Proceedings of the 13th international conference on Cryptographic hardware and embedded systems
The first 30 years of cryptographic hash functions and the NIST SHA-3 competition

CT-RSA'10 Proceedings of the 2010 international conference on Topics in Cryptology
Position paper: Sapper -- a language for provable hardware policy enforcement

Proceedings of the Eighth ACM SIGPLAN workshop on Programming languages and analysis for security
Sapper: a language for hardware-level security policy enforcement

Proceedings of the 19th international conference on Architectural support for programming languages and operating systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

The search for SHA-3 is now well-underway and the 51 submissions accepted for the first round reflected a wide variety of design approaches. A significant number were built around Rijndael/AES-based operations and, in some cases, the AES round function itself. Many of the design teams pointed to the forthcoming Intel AES instructions set, to appear on Westmere chips during 2010, when making a variety of performance claims. In this paper we study, for the first time, the likely impact of the new AES instructions set on all the SHA-3 candidates that might benefit. As well as distinguishing between those algorithms that are AES-based and those that might be described as AES-inspired, we have developed optimised code for all the former. Since Westmere processors are not yet available, we have developed a novel software technique based on publicly available information that allows us to accurately emulate the performance of these algorithms on the currently available Nehalem processor. This gives us the most accurate insight to-date of the potential performance of SHA-3 candidates using the Intel AES instructions set.