Mathematical modelling of digital hardware systems in timed Chi

Authors:
K. L. Man;M. P. Schellekens
Affiliations:
University College Cork (UCC), Cork, Ireland;University College Cork (UCC), Cork, Ireland
Venue:
MIC '07 Proceedings of the 26th IASTED International Conference on Modelling, Identification, and Control
Year:
2007

Citing 8
Cited 1

Process algebra

Process algebra
The algebra of timed processes, ATP: theory and application

Information and Computation
A brief history of Timed CSP

MFPS '92 Selected papers of the meeting on Mathematical foundations of programming semantics
Blending Object-Z and Timed CSP: an introduction to TCOZ

Proceedings of the 20th international conference on Software engineering
Communicating sequential processes

Communications of the ACM
Process Algebra with Timing

Process Algebra with Timing
CADP - A Protocol Validation and Verification Toolbox

CAV '96 Proceedings of the 8th International Conference on Computer Aided Verification
Translating hardware process algebras into standard process algebras: illustration with CHP and LOTOS

IFM'05 Proceedings of the 5th international conference on Integrated Formal Methods

Formal specification and analysis of hardware systems in timed Chi

Nordic Journal of Computing

Quantified Score

Hi-index	0.00

Visualization

Abstract

Timed Chi (χ) is a timed process algebra, designed for modelling, simulation, verification and real-time control. Its application domain consists of large and complex manufacturing systems. The straightforward syntax and semantics is also highly suited to architects, engineers and researchers from the hardware design community. Since timed Chi is a well-developed algebraic theory from the field of process algebras with timing, we have the idea that timed Chi is also well-suited for addressing various aspects of digital hardware systems (discrete-time systems by nature). To show that timed Chi is useful for mathematical modelling and analysis of digital hardware systems and our idea is correct, we illustrate the use of timed Chi with some benchmark examples of digital hardware systems: a D flipflop and an asynchronous arbiter.