A dynamic quality-adjustable H.264 video encoder for power-aware video applications

Authors:
Hsiu-Cheng Chang;Jia-Wei Chen;Bing-Tsung Wu;Ching-Lung Su;Jinn-Shyan Wang;Jiun-In Guo
Affiliations:
Department of Computer Science and Information Engineering, National Chung-Cheng University, Chia-Yi, Taiwan;Department of Electronics Engineering, National Chung-Cheng University, Chia-Yi, Taiwan;Department of Computer Science and Information Engineering, National Chung-Cheng University, Chia-Yi, Taiwan;Department of Electronics Engineering, National Yun-lin University of Science and Technology, Yun-lin, Taiwan;Department of Electronics Engineering, National Chung-Cheng University, Chia-Yi, Taiwan;Department of Computer Science and Information Engineering, National Chung-Cheng University, Chia-Yi, Taiwan
Venue:
IEEE Transactions on Circuits and Systems for Video Technology
Year:
2009

Citing 4
Cited 4

An improved Basic-Unit Layer Rate-Control Scheme on H.264

PDCAT '05 Proceedings of the Sixth International Conference on Parallel and Distributed Computing Applications and Technologies
A bandwidth efficient subsampling-based block matching architecture for motion estimation

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder

IEEE Transactions on Circuits and Systems for Video Technology

Run-time adaptive energy-aware motion and disparity estimation in multiview video coding

Proceedings of the 48th Design Automation Conference
A low-power memory architecture with application-aware power management for motion & disparity estimation in multiview video coding

Proceedings of the International Conference on Computer-Aided Design
Adaptive power management of on-chip video memory for multiview video coding

Proceedings of the 49th Annual Design Automation Conference
Power consumption analysis of constant bit rate video transmission over 3G networks

Computer Communications

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper proposes a dynamic quality-adjustable H.264 baseline profile (BP) video encoder that comprises 470 Kgates and 13.3 kB SRAM in a core size of 4.3 × 4.3mm2 using TSMC 0.13µm 1P8M CMOS technology. Exploiting parameterized algorithms for motion estimation and intra prediction, the proposed design can dynamically configure the encoding modes with the design trade-off between power consumption and video quality for various video encoding applications. In addition, the proposed basic unit (BU)-based rate control hardware can maintain a constant and stable bit rate for network video transmission. It achieves real-time H.264 video encoding on CIF, D1, and HD720@30 frames/s with 7 mW to 25 mW, 27 mW to 162 mW, and 122 mW to 183 mW power dissipation in different quality modes.