A 2.5-GHz built-in jitter measurement system in a serial-link transceiver

Authors:
Shu-Yu Jiang;Kuo-Hsing Cheng;Pei-Yi Jian
Affiliations:
Department of Electrical Engineering, National Central University, Jhongli, Taiwan;Department of Electrical Engineering, National Central University, Jhongli, Taiwan;Department of Electrical Engineering, National Central University, Jhongli, Taiwan
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Year:
2009

Citing 4
Cited 2

Embedded Timing Analysis: A SoC Infrastructure

IEEE Design & Test
BIST for Phase-Locked Loops in Digital Applications

ITC '99 Proceedings of the 1999 IEEE International Test Conference
A jitter characterization system using a component-invariant vernier delay line

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
34.1Gbps Low Jitter, Low BER High-Speed Parallel CMOS Interface for Interconnections in High-Speed Memory Test System

ITC '04 Proceedings of the International Test Conference on International Test Conference

High effective-resolution built-in jitter characterization with quantization noise shaping

Proceedings of the 48th Design Automation Conference
Design specification for BER analysis methods using built-in jitter measurements

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

A 2.5-GHz built-in jitter measurement (BIJM) system is adopted to measure the clock jitter on a transmitter and receiver. The proposed Vernier caliper and autofocus approaches reduce the area cost of delay cells by 48.78% relative to pure Vernier delay line structure with a wide measurement range. The counter circuit occupies an area of 19 µm × 61 µm in the traditional stepping scan approach. The proposed equivalent-signal sampling technique removes the input jitter transfer path from the sampling clock. The power supply rejection design is incorporated into the delay cell and the judge circuit. The layout implementation, calibration, and test time of the proposed BIJM system are all improved. The core circuit occupies an area of only 0.5 mm × 0.15 mm with the 90-nm CMOS process. The Gaussian and uniform distributions jitter is verified at a 5-ps timing resolution and a 2.5-GHz input clock frequency.