A 5.25-GHz low-power down-conversion mixer in 0.18-μm CMOS technology

Authors:
Jun-Da Chen;Zhi-Ming Lin;Jeen-Sheen Row
Affiliations:
Department of Electronic Engineering, National Kinmen Institute of Technology, Kinmen, Taiwan R.O.C. 892;Graduate Institute of Integrated Circuit Design, National Changhua University of Education, Changhua, Taiwan;Department of Electrical Engineering, National Changhua University of Education, Changhua, Taiwan
Venue:
Analog Integrated Circuits and Signal Processing
Year:
2010

Citing 4
Cited 0

A Common Source Input Cross Coupled Quad CMOS Mixer*

Analog Integrated Circuits and Signal Processing - Special issue: papers from the 40th midwest symposium
An analysis of high-frequency noise in RF active CMOS mixers

Analog Integrated Circuits and Signal Processing
High LO-RF isolation of zero-IF mixer in 0.18 μm CMOS technology

Analog Integrated Circuits and Signal Processing
Design of Analog CMOS Integrated Circuits

Design of Analog CMOS Integrated Circuits

Quantified Score

Hi-index	0.00

Visualization

Abstract

A 5.25 GHz low voltage, high linear and isolated mixer using TSMC 0.18 μm CMOS process for WLAN receiver was investigated. The paper presents a novel topology mixer that leads to better performance in terms of linearity, isolation and power consumption for low supply voltage. The measuring results of the proposed mixer achieve: 7.6 dB power conversion gain, 11.4 dB double side band noise figure, 3 dBm input third-order intercept point, and the total dc power consumption of this mixer including output buffers is 2.45 mW from a 1 V supply voltage. The current output buffer is about 2 mW, the excellent LO-RF, LO-IF and RF-IF isolation achieved up to 37.8, 54.8 and 38.2 dB, respectively.