Multiprocessor scheduling in supervisory control of discrete-event systems framework

Authors:
V. Janarthanan;P. Gohari
Affiliations:
Concordia University, Montréal, Canada;Concordia University, Montréal, Canada
Venue:
Control and Intelligent Systems
Year:
2007

Citing 8
Cited 2

Supervisory control of a class of discrete event processes

SIAM Journal on Control and Optimization
Scheduling periodic tasks on uniform multiprocessors

Information Processing Letters
Scheduler Modeling Based on the Controller Synthesis Paradigm

Real-Time Systems
Automata For Modeling Real-Time Systems

ICALP '90 Proceedings of the 17th International Colloquium on Automata, Languages and Programming
Symbolic Controller Synthesis for Discrete and Timed Systems

Hybrid Systems II
A Framework for Scheduler Synthesis

RTSS '99 Proceedings of the 20th IEEE Real-Time Systems Symposium
Priority-Driven Scheduling of Periodic Task Systems on Multiprocessors

Real-Time Systems
Rate-Monotonic Scheduling on Uniform Multiprocessors

IEEE Transactions on Computers

Real-time preemptive scheduling of sporadic tasks based on supervisory control of discrete event systems

Information Sciences: an International Journal
Brief paper: Supervisory control for real-time scheduling of periodic and sporadic tasks with resource constraints

Automatica (Journal of IFAC)

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a framework for designing schedulers for hard real-time systems upon uniform multiprocessors based on Supervisory Control Theory (SCT) for timed discrete-event systems (TDES). The contribution of this work lies in the development of a formal constructive method for controlling the preemptive and migrative execution of real-time tasks on a set of uniform processors. This approach allows a unified view of scheduling theory based on the timing analysis of models of real-time applications, i.e., the complications of checking schedulability and determining a scheduling algorithm are considered as dual problems: a solution to the former implies a solution to the latter and vice versa.