A Framework for Scheduler Synthesis

  • Authors:
  • K. Altisen;G. Gößler;A. Pnueli;J. Sifakis;S. Tripakis;S. Yovine

  • Affiliations:
  • Verimag, Centre Équation, Gières, France;Verimag, Centre Équation, Gières, France;Department of Computer Science and Applied Mathematics, Weizmann Institute, Rehovot, Israel;Verimag, Centre Équation, Gières, France;Verimag, Centre Équation, Gières, France;Verimag, Centre Équation, Gières, France

  • Venue:
  • RTSS '99 Proceedings of the 20th IEEE Real-Time Systems Symposium
  • Year:
  • 1999

Quantified Score

Hi-index 0.02

Visualization

Abstract

In this paper we present a framework integrating specification and scheduler generation for real-time systems. In a first step, the system, which can include arbitrarily designed tasks (cyclic or sporadic, with or without precedence constraints, any number of resources and CPUs) is specified as a timed Petri-net. In a second step, our tool generates the most general non-preemptive online scheduler for the specification, using a controller synthesis technique.